Design of a 1-V 90-nm CMOS folded cascode LNA for multi-standard applications by Becerra-Alvarez, Edwin C. et al.
Design of a 1-V 90-nm CMOS Folded Cascode
LNA for Multi-Standard Applications
Edwin C. Becerra-Alvarez, Jose M. de la Rosa
Instituto de Microelectronica de Sevilla, IMSE-CNM
(CSIC/Universidad de Sevilla)
C/Americo Vespucio, 41092 Sevilla, SPAIN
E-mail: [edwin,jrosa]@imse-cnm.csic.es
Federico Sandoval
CINVESTAV-Unidad Guadalajara
Av. Cientifica No. 1145, 45010
Col. El Bajio, Zapopan, Jalisco, MEXICO
E-mail: sandoval@gdl.cinvestav.mx
Abstract—This paper analyses the use of folded cascode
Low Noise Amplifiers (LNAs) for the implementation of multi-
standard wireless transceivers. The proposed LNA consists of a
two-stage topology made up of a folded cascode and simple-stage
amplifiers that use NMOS-varactor based tuning networks to
make the operating frequency continuously programmable. The
circuit has been designed and implemented in a 90-nm CMOS
technology in order to cope with the requirements of GSM,
WCDMA, Bluetooth and WLAN (IEEE 802.11b/g) standards.
Practical design issues are analysed, considering the effect of
circuit parasitics associated to both the chip package and inte-
grated inductors, capacitors and varactors; as well as technology
parameter deviations. The circuit design is optimized using
genetic algorithms to achieve the required specifications with
adaptive power consumption. Layout-extracted simulation results
demonstrate a correct operation of the proposed circuit, showing
a continuous tuning of Noise Figure (NF) and S-parameters
within the 1.85-2.48GHz band, featuring NF<3.8dB, S21 >12dB
and IIP3> −12dBm, with an adaptive power dissipation between
13.3mW and 23.1mW from a 1-V supply voltage. 1
I. INTRODUCTION
The increasing number of personal wireless applications de-
mands for Radio Frequency (RF) front-ends capable to handle
different standard specifications, signal conditions and battery
status [1]. The trend is towards a maximum hardware reuse,
by making as many transceiver building blocks as possible,
digitally programmable, reconfigurable and compatible with
mainstream nanometer CMOS technologies [2].
Among other RF circuits, the design of the Low Noise
Amplifier (LNA) is specially critical, due to its early position
at the very beginning of the receiver chain, what makes this
block a determinant factor in the overall system performance.
The LNA has to simultaneously match the antenna and to
amplify weak input signals with reduced noise contribution,
high linearity and isolation from the rest of the receiver chain.
This problem is aggravated in the case of multi-standard appli-
cations, in which LNAs must operate over different frequency
ranges, whereas keeping reduced number of passive circuit
elements to increase integration [1].
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The majority of multi-standard LNAs are based on the
use of switchable passive networks to select the resonance
frequency, thus preserving immunity to out-of-band interferers,
although only one signal band is received at one time [3],
[4]. Besides, the use of switches forces a discrete frequency
selection and introduces parasitic switch-on resistances and
capacitances, with the subsequent trade-off between linearity,
noise and speed. This limitation can be partially solved by
using concurrent multi-band LNAs [5], [6]; which allows a
simultaneous reception of multiple signal bands without using
switches. However, the spurs in one band may corrupt signals
in other band due to the LNA non-linear operation.
A common issue in most reported multi-standard LNAs is
the increase of the number of integrated passive elements
(basically capacitors and inductors) as compared to their
mono-standard counterparts, not offering a clear advantage
with respect to using separate mono-standard LNAs [1],
[2]. Moreover, most circuit topologies are based on stacked
amplifiers (usually simple cascode) in either common-source
or common-gate configuration, which are not very suited for
low-voltage opperation. Recently, the use of folded cascode
topology has been applied to the design of LNAs, although
very little has been done for multi-standard applications [7].
This paper contributes to this topic and presents the design,
layout implementation and electrical characterization of a
reconfigurable two-stage folded cascode LNA in a 90-nm
CMOS technology. The circuit is based on NMOS-varactor
tuning networks to make the resonance frequency continuously
programmable without needing any switches. An optimized
design methodology has been used, that takes into account
realistic equivalent circuit models for passive elements as well
as the impact of package and technology parasitics. Post-layout
simulations are shown to validate the presented approach.
II. PROPOSED RECONFIGURABLE FOLDED CASCODE LNA
Fig. 1 shows the schematic of the proposed reconfigurable
LNA including the matching networks and biasing circuits.
It consists of a two-stage topology with separate tuning
networks. The input stage is a folded cascode amplifier formed
by transistors Mn1 and Mp2 and inductor Ld, which resonates
with interstage parasitic capacitance, thus providing the neces-
sary high-impedance at the operation frequency. Inductor Ls
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Fig. 1. Schematic of the proposed reconfigurable folded cascode LNA.
is used to implement source degeneration whereas Lo is the
load impedance. Folded cascode amplifier is very suited for
low-voltage applications – since bias voltage can be reduced
to one transistor overdrive – with reasonable good linearity,
stability and Noise Figure (NF) [7]. Thus, in order to get the
required forward gain, S21, an additional amplifier stage –
formed by PMOS transistor Mp3 and load inductor Lo2 –
is used. The circuit is biased by dc voltages Vb1 and Vb2,
which are respectively connected at the gates of Mn1 and Mp2
through the impedances Zb1 and Zb2 – implemented by diode-
conected MOS transistors.
As the LNA is fully integrated as a stand-alone circuit, a
termination of 50Ω is needed at both the input and the output
terminals connected at the bonding PADs (see Fig. 1). For
this purpose, Ci and Lg are used to provide the required
input impedance, Zin , whereas decoupling capacitors Co and
Cop are used at the output node. The tuning mechanism of
the LNA is achieved by varying the resonance frequencies of
the different passive networks, through accumulation NMOS
varactors, Ct1−3.
A. Effect of Circuit Parasitics
The schematic in Fig. 1 assumes ideal circuit elements,
particularly integrated capacitors, varactors and inductors. In
practice, circuit parasitics cause these elements to behave as
RLC networks that may severely degrade the performance
of the LNA [8]. This is specially important in the case of
reconfigurable/adaptive RF circuits like the one proposed in
this paper, because of the many different specifications to be
covered by the same circuit.
In order to evaluate the impact of circuit parasitics, the
proposed LNA was analyzed by replacing every inductor and
varactor in Fig. 1 with the equivalent circuit shown in Fig. 2
[8], [9]. In the case of the inductor (Fig. 2(a)),the nominal
inductance is given by Ls1 + Ls2, whereas the remaining
elements are circuit parasitics: Co1−3 and Rb1−3 are respec-
tively substrate capacitances and resistances; Rs1−2 are series
resistances and Cs1−2 are embedded coupling capacitances. In
the case of varactors (Fig. 2(b)), Cp is the nominal capacitance
and Cc is the variable voltage controlled capacitance, whereas
the rest of circuit elements are parasitics, with L1−2 and Rp1−2
being series inductances and resistances, respectively, and Rw
is the well parasitic resistance.
B. Circuit analysis
Replacing the inductors and varactors in Fig. 1 with the
RLC equivalent circuits shown in Fig. 2, it can be shown that,
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Fig. 2. Equivalent RLC circuit for (a) inductors and (b) varactors.
after some approximations, the input impedance (Zi) and the
noise factor (F ) of the proposed LNA are respectively given
by:
Zi(s) ≃
Zi2 (gmn1 + sCgsn1) + Zi4
sCi + sCiZi2 (gmn1 + sCgsn1) + sZi1Zi4
(1)
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where
Zi1(s) ≃
Cct1 + Cpt1
1 + 2sRp1t1 (Cct1 + Cpt1)
Zi2(s) ≃
4 (Rs1s + sLs1s) (2 + 5sCo3sRb3s)
4 + sCo3s (10Rb3s + 3 (Rs1s + sLs1s))
Zi3(s) ≃
4 (Rs1g + sLs1g) (2 + 5sCo3gRb3g)
4 + sCo3g (10Rb3g + 3 (Rs1g + sLs1g))
+ Zi2
Zi4(s) ≃ sCiZb1 (1 + gmn1Zi2 + sCgsn1Zi3)
ω0 ≃
1√
(Lg + Ls)Cgsn1
; Z1 = Zb1 + Zi2 + sCit1Zi3Zb1
(3)
with c being the correlation factor; δ and γ are technology pa-
rameters; RRF is the RF source resistance; α = gmn1/gdsn1;
and gdsn1, gmn1 and Cgsn1 are respectively the small-signal
drain-source conductance, transconductance and gate-source
capacitance of Mn1. Parasitic resistors, capacitors and induc-
tors (Rp, Rs, Cp, etc.) are labelled accordingly to the name
of their associated varactor/inductor in Fig. 1.
The real part of Zi is chosen to be equal to RRF – usually
50Ω – in the band of interest, 1.85-2.48GHz in this case.
In order to achieve proper impedance matching within this
band, inductor Lg and varactor Ct1 are properly sized to get
the required frequency tuning. This is illustrated in Fig. 3
by showing the trajectories of the values of these elements
towards impedance matching within the band of interest, with
Zsi being the input impedance seen at the right of Lg.
The same tuning mechanism – based on the use of varactors
Ct2,3 – is used to vary the output impedance and the voltage
gain, approximately given by:
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Fig. 3. Input impedance matching trajectories in the Smith chart.
Av ≃
(
gmn1Zv2Zv3 (gmp3 + sCgsp2gdsp2Zb2)
gmp2Zv2 + n2 + n1 (1 + sCgsp2 (Zb2 + Zv2))
)
·(
gmp3RLZo2
RL + (1 + sRLZo1)Zo2
)
(4)
where
Zo1(s) ≃
Cct3 + Cpt3
1 + 2sRp1t3 (Cct3 + Cpt3)
Zo2(s) ≃
4 (Rs1o2 + sLs1o2) (2 + 5sCo3o2Rb3o2)
4 + sCo3o2 (10Rb3o2 + 3 (Rs1o2 + sLs1o2))
Zv1(s) ≃
Cct2 + Cpt2
1 + 2sRp1t2 (Cct2 + Cpt2)
Zv2(s) ≃
4 (Rs1d + sLs1d) (2 + 5sCo3dRb3d)
4 + sCo3d (10Rb3d + 3 (Rs1d + sLs1d))
Zv3(s) ≃
4 (Rs1o + sLs1o) (2 + 5sCo3oRb3o)
4 + sCo3o (10Rb3o + 3 (Rs1o + sLs1o))
n1 =1 + sZv1Zv3; n2 = gdsp2Zv3 (1 + sCgsp2Zb2)
(5)
III. DESIGN METHODOLOGY
The proposed LNA has been designed to fulfill the require-
ments of four wireless standards: GSM, Bluetooth, WCDMA
and WLAN (IEEE 802.11b/g), including continuously-tuning
operation within the band of interest. In order to cope with the
different sets of specifications, the design equations described
in previous section were used to find out an initial set of
design parameters, as well as proper biasing to guarantee all
transistors operating in the saturation region.
The initial design parameters are used as start point of an
optimized design process, which combines electrical simula-
tions using Cadence SpectreRF with genetic-based algorithms
[10] in order to find out the best design parameters that fulfill
the required specifications with minimum power consump-
tion. For that purpose, the circuit in Fig. 4 was used. This
circuit includes the package and the external components to
be included in the PCB. A 4mmx4mm 12-pin QFN plastic
package has been used. This package has been modeled
using Cadence PKG tool in order to take into account their
associated parasitics during the design process.
Fig. 5(a) shows the flow diagram of the optimization pro-
cess, where after a random variation of one of the design
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Fig. 4. Equivalent circuit including chip-package parasitics.
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Fig. 5. Optimization procedure: (a) Flow diagram. (b) Adaptation function.
parameters – referred to as mutation – a set of simulations
are performed to evaluate the performance of the LNA. The
data extracted from simulations are used to evaluate a cost
function – called adaptation – defined as:
adp ≃ |S11i − S11r| + |S21i − S21r| + |S22i − S22r|
+ |NFi −NFr| + |fcS11i − fcS11r|
+ |fcS21i − fcS21r| + |fcS22i − fcS22r|
+ |fcNFi − fcNFr| + (S11max − S11min)
+ (S21max − S21min) + (S22max − S22min)
+ (NFmax −NFmin)
(6)
where the subscripts i and r denote the ideal and real values of
a given parameter; and fc stands for the central frequency of
the frequency response of that parameter. For instance, fcNFi
is the central frequency of the ideal NF function. Once adp is
computed for a given set of design parameters, a new mutation
is generated and the process is repeated again until a minimum
value of adaptation is found as illustrated in Fig. 5(b). In order
to find out a global minimum, local minima are stored in a
best-designs table, which remembers these minima in order to
avoid them in ulterior mutations.
The outcome of the design procedure described above is
the sizing and biasing of the LNA – summarized in Table I.
As stated above, the performance of the circuit is adapted to
the different standards specifications by varying the values of
varactor capacitances – also shown in Table I.
TABLE I
LNA SIZING
Capacitors (pF) Inductors (nH) Transistors W/L (µm/µm)
Ci = 1.9;Co = 2.5 Ld = 3.13 Mn1 113/0.3
Cop = 0.48 Lg = 5.60 Mp2 455/0.3
Ct1 = (0.08 – 0.33) Ls = 1.23 Mp3 32/0.3
Ct2 = (0.08 – 0.31) Lo = 4.60
Ct3 = (0.10 – 0.35) Lo2 = 1.95
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IV. LAYOUT AND SIMULATION RESULTS
The LNA has been implemented using a 90-nm CMOS
technology with a single 1-V supply voltage. Fig. 6 shows
the layout of the chip highlighting their main parts, namely
integrated inductors, capacitors, NMOS varactors and CMOS
active area. Integrated inductors have octagonal shape with
a patterned ground shield. Input/output capacitors are im-
plemented by M-O-M structures, which are based on the
combination of stacked and finger metal-metal capacitors. All
pads are ElectroStatic Discharged (ESD) protected. The die
area, including pads, is 0.64mm2.
Fig. 7(a) represents NF vs. input frequency for all standards
under study. The overall minimum value of NF is 3.1 dB,
obtained at 2.44 GHz, which corresponds to the WLAN
operation mode. Fig. 7(b)–(d) show respectively S21, S11 and
S22. The minimum value of S21 within the band of interest
is above 12 dB, corresponding to WCDMA, whereas S11 and
S22 are below -8.5 dB for all standards.
The operation of the circuit can be continuously tuned
within the band of interest. This feature – illustrated in Fig. 8
for S21 – is a direct consequence of using NMOS varactors in
the resonance tuning networks, which provides approximately
700-MHz tuning range. Indeed, this is a peculiarity of the pre-
sented chip as compared to previously reported multi-standard
LNAs – mostly based on using switchable LC tanks to select
the operating frequency in a discrete way and using varactors
to fine tuning the selected band. The difference in the presented
design is that it achieves a coarse continuous frequency tuning
capability, just using varactors. Finally, Table II sums up the
simulated performance of the LNA by showing the values of
the different performance figures for each standard.
CONCLUSIONS
The design and electrical implementation of a multi-
standard 1-V 90-nm CMOS folded cascode LNA has been
presented. The use of NMOS-varactor based tuning networks
allows the amplifier to adapt its performance to the spec-
ifications of different wireless standards. An optimization-
based design methodology has been used to find out the
target requirements with adaptive power dissipation. Layout-
extracted simulations including packaging circuit parasitics
demonstrate a correct performance of the circuit.
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Fig. 7. Simulated NF and S-parameters.
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Fig. 8. Illustrating the reconfiguration of S21.
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TABLE II
LNA PERFORMANCE
Standard IIP3 (dBm) NF (dB) S21 (dB) S11 (dB) PDC (mW)
GSM -9.9 3.5 12.9 -8.5 23.1
WCDMA -11.9 3.8 12.0 -9.3 16.0
Bluetooth -10.5 3.3 13.2 -15.2 13.3
WLAN -11.6 3.1 14.3 -15.4 16.0
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